



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/774,890	02/09/2004	Eugene A. Fitzgerald	ASC-049C1	8754

51414 7590 12/31/2007
GOODWIN PROCTER LLP
PATENT ADMINISTRATOR
EXCHANGE PLACE
BOSTON, MA 02109-2881

EXAMINER

LE, DUNG ANH

ART UNIT	PAPER NUMBER
----------	--------------

2818

MAIL DATE	DELIVERY MODE
-----------	---------------

12/31/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/774,890

Applicant(s)

FITZGERALD, EUGENE A.

Examiner

DUNG A. LE

Art Unit

2818

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 30 October 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 32-34, 37-66 and 70-89 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 71-76, 80-84, 87 and 88 is/are allowed.
- 6) ☒ Claim(s) 32-34, 37, 38, 40-66, 70, 77, 78, 85, 86 and 89 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 09 February 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____
- ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- ☐ Notice of Informal Patent Application
- ☐ Other: _____

This Office Action is in response to RCE filed on 10/30/2007

Claims 35-36, 67-69 have been cancelled.

Claims 32-34, 37-66 and 70-89 are pending in the present application at the time of examination.

Claims 71-76, 80-84 and 87-88 are allowed.

Set of claims 32-34, 37-38, 40- 66,70, 77-79 and 85-86.

Claims 32-34 , 37, 41-42, 44-48, 65-66,70,77-79 and 85-86 are rejected under 35 U.S.C. 103 (a) as being unpatentable over Sugii et al. (Applied Physics Letters, Vol. 75, No. 19, pp. 2948-50, November 8, 1999/IDS) in view of Fitzgerald (2004/0262631 A1).

Regarding claim 32, Sugii teaches a method comprising:

providing a substrate (p-Si substrate); and

providing a first strained layer (Strained-Si channel layer) disposed above the substrate, the first strained layer having an average surface roughness of no more than approximately 2 nm, (especially see figs. 1(a)-1(b) and refer to related text, page 2949, last paragraph) .

Sugii does not teach wherein the first strained layer is compressively strained.

Fitzgerald discloses the first strained layer is compressively strained [0010-0011].

It would have been obvious to one having ordinary skill in the art at the time the invention was made to form the first strained layer is compressively strained in Sugii 's method

Art Unit: 2818

in order to provide a process that allows controlled relaxation of mismatched semiconductor layers so that many different semiconductor materials can be created on common substrates [0006].

Regarding claim 33, wherein the substrate comprises Si (p-Si substrate) in Suggi's reference.

Regarding claim 34, Suggi's reference wherein the first strained layer comprises Ge (Strained-Ge channel layer see Suggi's reference).

Regarding claim 37, wherein the first strained layer has a surface roughness of less than approximately 0.77 nm (0.7-0.9 nm, root-mean-square, especially see figs. 1(a)-1(b) and refer to related text, page 2949, last paragraph)

Regarding claim 41, Suggi's reference shows further comprising providing a relaxed layer disposed beneath the strained layer (Si-Ge buffer layer in fig. 1).

Regarding claim 42, wherein the relaxed layer (SiGe buffer layer) has an average surface roughness of less than approximately 2 nm (the strained -Si samples are around 0.7-0.8 nm and 0.5-0.8 nm).

Regarding claim 44, wherein the step of providing a relaxed layer comprises epitaxial growth (Si-Ge buffer layer in fig. 1).

Regarding claims 45- 46, wherein the step or providing a relaxed layer comprises wafer bonding , wherein the relaxed layer comprises SiGe (Si-Ge buffer layer in fig. 1) refer to Suggi's reference.

Regarding claim 47, Suggi's reference teaches wherein the substrate comprises a graded-composition SiGe layer {(GR) buffer layer, especially see fig. 1a and refer to related text}.

Regarding claim 48, Suggi teaches wherein the relaxed layer has an average surface roughness of less than approximately 0.77 nm (the strained -Si samples are around 0.7-0.8 nm and 0.5-0.8 nm, page 2949).

Regarding claim 65, Suggi's reference shows wherein the first strained layer has an average surface roughness of less than approximately 0.77 nm (page 2949, "the strained-Si samples are around 0.7-.09 nm and 0.5-0.8 nm).

Regarding claim 66, further comprising providing a gate stack disposed above the first strained layer (gate Al in fig. 1a) see Suggi's reference.

Regarding claim 70, further comprising providing a gate stack disposed above the first strained layer (gate Al in fig. 1a) see Suggi's reference.

Regarding claims 77- 78, Suggi's reference shows wherein the step of providing the strained layer (Strained-Si channel layer) comprises epitaxial growth and wherein the step of providing the strained layer (Strained-Si channel layer) comprises wafer bonding (especially see figs. 1a-b and refer to related text) .

Regarding claim 85, further comprising providing a relaxed layer (SiGe buffer 1.0 nm layer) disposed beneath the strained layer (Strained-Si); (Especially see figs. 1a-b and refer to related text) in Suggi's reference

Regarding claim 86, wherein the relaxed layer comprises SiGe (SiGe buffer 1.0 nm layer); (Especially see figs. 1a-b and refer to related text) in Sugii's reference.

Claims 38, 40 are rejected under 35 U.S.C. 103 (a) as being unpatentable over Sugii in view of Fitzgerald (2004/0262631 A1) and further in view of Mizuno et al. (IEEE ELECTRON DEVICE LETTER Vol. 21. No .5 May 2000/IDS) in view of Mizuno et al. ["Electron and Hole Mobility Enhancement in Strained-Si MOSFET's on SiGe-on-Insulator Substrates Fabricated by SIMOX Technology", IEEE ELECTRON DEVICE LETTERS, Vol. 21, No. 5, pp. 230-32, May 5, 2000 (Mizuno, hereafter)/IDS].

Regarding claim 38, Sugii in view of Fitzgerald teaches the claimed invention as applied to claims 32 and 38 except for the step of providing an insulator layer comprises wafer bonding.

Mizuno discloses "a strained-Si FET structure, MOSFET's on strained-Si/SiGe-on-Insulator (strained-SOD substrates."82 Mizuno states "[t]he strained-SOI structure consists of the strained-Si channel on a relaxed SiGe-on-buried-oxide-layer, as can be seen in the TEM photograph in Fig. 1" (page 230, 2nd column).

Mizuno describes the benefits of incorporating an insulator layer (i.e. the SiO₂ layer) in a strained-Si FET, such as the strained-Si FETs described in Sugii "The mobility in strained-Si MOSFET's increases with an increase in strain determined by the Ge content of a SiGe layer beneath strained-Si films. However, the device structure and the

Art Unit: 2818

fabrication processes of strained-Si MOSFET's have not been necessarily compatible with CMOS standard processes...On the other hand, a SOI structure is another candidate for sub-0.1 μ m devices because the low parasitic capacitance of source/drain junction, high carrier mobility, simple isolation. In this paper, we propose a new strained-Si FET structure, MOSFET's on strained-Si/SiGe-on-Insulator (strained-SOI) substrates."

Since Sugii discloses strained-Si FET devices, it would have been obvious to one of ordinary skill in the art to combine Sugii with Mizuno to form a FET structure with low parasitic capacitance of source/drain junction, high carrier mobility, and simple isolation.

Regarding claim 40, wherein the step of providing an insulator layer comprises wafer bonding (especially see fig. 1 and refer to related text) .

Claims 43, 53 are rejected under 35 U.S.C. 103 (a) as being unpatentable over Sugii et al. (Applied Physics Letters, Vol. 75, No. 19, pp. 2948-50, November 8, 1999/IDS) in view of Fitzgerald and further in view of the following remark.

Regarding claim 43, Sugii in view of Fitzgerald teaches the claimed invention as applied to claims 32,41- 42 except for further comprising planarizing the relaxed layer to reduce surface roughness as cited in current claim 43.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to planarizing the relaxed layer to reduce surface roughness, because it is commonly used to reduce surface roughness of the relaxed layer, since it has been

Art Unit: 2818

held to be within the general skill of a worker in the art to select a known process on the basis of its suitability for the desired application.

Regarding claim 53, Sugii in view of Fitzgerald teaches the claimed invention as applied to claim 32 except for providing a second strained layer disposed above the first strained layer as cited in current claim 53

It would have been obvious to one having ordinary skill in the art at the time the invention was made to provide a second strained layer disposed above the first strained layer, since it has been held that mere duplication of the essential working parts of a device involves only routine skill in the art. *St. Regis Paper Co. v. Bemis Co.*, 193 USPQ 8.

Claims 49-52 are rejected under 35 U.S.C. 103 (a) as being unpatentable over Sugii et al. (Applied Physics Letters, Vol. 75, No. 19, pp. 2948-50, November 8, 1999/IDS) in view of Fitzgerald and further in view of O'Neill et al. (SiGe virtual substrate N-channel heterojunction MOSFETs," Semicond. Sci. Tech., vol. 14, pp. 784-89, 1999/IDS).

Regarding claims 49-51, Sugii in view of Fitzgerald teaches the claimed invention as applied to claims 32, 41 and 46. Sugii in view of Fitzgerald does not teach step of providing a regrown SiGe layer on the relaxed layer (as cited in claim 49 and give its thickness (wherein the regrown layer has a thickness of less than approximately 2 μm and wherein the regrown layer has a thickness of less than approximately 0.5 μm) as cited in claims 50-51.

O'Neill-1999 teaches a regrown SiGe layer on a relaxed SiGe layer in forming strained channel transistors. O'Neill-1999 states,

The resulting structure [HMOSFET] consisted of the following layers: 1 μm undoped graded-composition buffer, with a linear ramp of Ge content from 0 to 35%, to provide an almost dislocation-free surface on which to grow the device structure; 1 μm relaxed B-doped SiGe (30% Ge) buffer ($\text{NA} = 1 \times 10^{18} \text{ cm}^{-3}$); 10 nm unintentionally doped SiGe spacer; 28 nm unintentionally doped strained Si channel, in which the channel was initially intended to be formed; 5 nm unintentionally doped SiGe (30% Ge), initially intended as a barrier, and finally a 17 nm unintentionally doped Si cap layer, a proportion of which was consumed during processing. Thus, the electron channel of the HMOSFET formed at the interface of the gate oxide and the upper strained Si layer. (O'Neill-1999, p. 785, paragraph bridging left and right cols.)

The "10-nm [0.01 μm] unintentionally doped SiGe spacer" reads on the claimed "regrown SiGe layer on the relaxed layer".

O'Neill-1999 fabricated "[h]eterojunction MOSFETs (HMOSFETs), grown on a virtual substrate of SiGe and having a strained silicon channel" [O'Neill-1999, Abstract, p. 784.] and used computer aided design (TCAD) to determine bulk low field mobility of the strained silicon. [O'Neill-1999, Abstract, p. 784.] Since Sugii "examined the role of a SiGe buffer layer in increasing electron mobility in strained-Si MOSFETs" [Sugii, p. 2948], it would have been obvious to one of ordinary skill in the art to combine Sugii with O'Neill-1999 to form such a MOSFET structure with increased electron mobility.

Art Unit: 2818

Regarding claim 52, wherein the regrown layer is substantially lattice-matched to the relaxed layer (O'Neill-1999, p. 785, paragraph bridging left and right cols.)

Claim 54 is rejected under 35 U.S.C. 103 (a) as being unpatentable over Sugii et al. (Applied Physics Letters, Vol. 75, No. 19, pp. 2948-50, November 8, 1999/IDS) in view of Fitzgerald and further in view of O'Neill et al. (SiGe virtual substrate N-channel heterojunction MOSFETs," Semicond. Sci. Tech., vol. 14, pp. 784-89, 1999/IDS).

Sugii in view of Fitzgerald teaches the claimed invention as applied to claim 32, Sugii in view of Fitzgerald does not teaches the step of providing a spacer layer disposed above the first strained layer as cited in current claim 54

O'Neill-1999 discloses "[h]eterojunction MOSFETs (HMOSFETs), grown on a virtual substrate of SiGe and having a strained silicon channel. O'Neill-1999 states that "a SiGe barrier layer [is disposed] between the SiO₂ layer and the strained Si channel. As shown in Fig. 2 (reproduced below) the SiGe barrier layer is clearly between and separating the "strained-Si" channel layer and the "Si oxide," which is the lower portion of the gate stack. Therefore, O'Neill-1999 discloses a spacer layer between the channel layer and the gate stack. O'Neill-1999 states "[t]he purpose of such a barrier [i.e. spacer layer] is to reduce electron scattering and consequently mobility degradation in the channel of the HMOSFET. Since Sugii was also directed at "increasing electron mobility in strained-Si MOSFETs, it would have been obvious to one of ordinary skill in the art to

Art Unit: 2818

combine Sugii in view of Fitzgerald with O'Neill-1999 to form a such a MOSFET structure with reduced electron scattering and increased mobility.

Claim 55 is rejected under 35 U.S.C. 103 (a) as being unpatentable over Sugii et al. (Applied Physics Letters, Vol. 75, No. 19, pp. 2948-50, November 8, 1999/IDS) in view of Fitzgerald and further in view of O'Neill et al. (SiGe virtual substrate N-channel heterojunction MOSFETs," Semicond. Sci. Tech., vol. 14, pp. 784-89, 1999/IDS) and further in view of O'Neill et al.(Deep Submicron CMOS Based on Silicon Germanium Technology, IEEE TRANSACTIONS ON ELECTRON DEVICES, Vol. 43, No. 6, June, 1996).

Sugii in view of Fitzgerald teaches the claimed invention as applied to claim 32 and 54 except for the step of providing a spacer layer disposed above the first strained layer, wherein the spacer layer has a thickness of less than approximately 5 nm as cited in current claim.

O'Neill-1999 discloses "[h]eterojunction MOSFETs (HMOSFETs), grown on a virtual substrate of SiGe and having a strained silicon channel. O'Neill-1999 states that "a SiGe barrier layer [is disposed] between the SiO₂ layer and the strained Si channel. As shown in Fig. 2 (reproduced below) the SiGe barrier layer is clearly between and separating the "strained-Si" channel layer and the "Si oxide," which is the lower portion of the gate stack. Therefore, O'Neill-1999 discloses a spacer layer between the channel layer and the gate stack. O'Neill-1999 states "[t]he purpose of such a barrier [i.e. spacer

layer] is to reduce electron scattering and consequently mobility degradation in the channel of the HMOSFET. Since Sugii was also directed at "increasing electron mobility in strained-Si MOSFETs, it would have been obvious to one of ordinary skill in the art to combine Sugii in view of Fitzgerald with O'Neill-1999 to form a such a MOSFET structure with reduced electron scattering and increased mobility.

In view of Sugii with O'Neill-1999 does not teach the spacer layer has a thickness of less than approximately 5 nm.

O'Neill-1996 teaches the spacer layer has a thickness of less than approximately 5 nm.

O'Neill-1996 discloses "both n-and p-channel FET's grown on a relaxed Si 0.7Ge 0.3 buffer. The n-channel device geometry for the heterojunction MOS-FET's (HNMOSFET's) under consideration here is shown in Fig. 1 (a) . "The device consists of a strained Si channel, of thickness 10 nm grown on a relaxed Si 0.7Ge 0.3 buffer. Above the Si channel is a Si 0.7Ge 0.3 cap layer of variable thickness and above that an oxide of thickness 5 nm. As shown in Fig. 1(a) (reproduced below) the Si 0.7Ge 0.3 cap layer of variable thickness is clearly between and separating the "Si channel" layer and the "oxide," which is the lower portion of the gate stack.

Therefore, the O'Neill 1996 n-channel device discloses a spacer layer between the channel layer and the gate stack."The p-channel device (HPMOSFET) is shown in Fig. 1 (b). Like the n-channel device, it is grown on a relaxed Si 0.7Ge 0.3 buffer layer. The channel for the HPMOSFET is a 10-nm thick Si 0.7Ge 0.3 layer and the cap layer is Si.

Art Unit: 2818

As shown in Fig. 1(b) (reproduced below) the Si cap layer is clearly between and separating the "Si_{0.7}Ge_{0.3} channel" layer and the "oxide," which is the lower portion of the gate stack. Therefore, the O'Neill-1996 p-channel device discloses a spacer layer between the channel layer and the gate stack.

O'Neill-1996 states this structure improves channel mobility "which derives in part from the higher bulk mobility seen in strained Si and in part because channel electrons in the HMOSFET devices do not experience the transverse field dependent mobility reductions found in conventional surface channel operation. Since Sugii was also directed at "increasing electron mobility in strained-Si MOSFETs, it would have been obvious to one of ordinary skill in the art to combine Sugii with O'Neill-1996 to form a such a MOSFET structure with increased mobility.

Claim 56 is rejected under 35 U.S.C. 103 (a) as being unpatentable over Sugii et al. (Applied Physics Letters, Vol. 75, No. 19, pp. 2948-50, November 8, 1999/IDS) in view of Fitzgerald and further in view of O'Neill et al.(Deep Submicron CMOS Based on Silicon Germanium Technology, IEEE TRANSACTIONS ON ELECTRON DEVICES, Vol. 43, No. 6, June, 1996).

Sugii in view of Fitzgerald teaches the claimed invention as applied to claims 32 and 54 . Sugii in view of Fitzgerald does not teach providing a spacer layer disposed above the first strained layer, wherein the first strained layer comprises Ge and the spacer layer consists essentially of Si as cited in current claim.

Art Unit: 2818

O'Neill-1996 teaches a spacer layer disposed above the first strained layer, wherein the first strained layer comprises Ge and the spacer layer consists essentially of Si [0
Neill-1996 describes the p-channel device in Fig. 1(b) where "[t]he channel for the
HPMOSFET is a 10-nm thick $\text{Si}_{0.7}\text{Ge}_{0.3}$ layer and the cap layer is Si." (O'Neill 1996
p.912). Hence, the Si cap layer p-channel device operates as a "spacer layer" as used in
the current claim. Accordingly, O'Neill-1996 discloses a $\text{Si}_{0.7}\text{Ge}_{0.3}$ channel layer that
comprises Ge, and a Si cap (spacer) layer consisting essentially of Si.

It would have been obvious to one having ordinary skill in the art at the time the
invention was made to form a spacer layer disposed above the first strained layer,
wherein the first strained layer comprises Ge and the spacer layer consists essentially of
Si in Sugii in view of Fitzgerald's method in order to form a such a MOSFET structure
with increased mobility.

**Claims 57-58 are rejected under 35 U.S.C. 103 (a) as being unpatentable over
Suggi et al. (Applied Physics Letters, Vol. 75, No. 19, pp. 2948-50, November 8,
1999/IDS) in view of Fitzgerald and further in view of O'Neill et al. (Deep Submicron
CMOS Based on Silicon Germanium Technology, IEEE TRANSACTIONS ON
ELECTRON DEVICES, Vol. 43, No. 6, June, 1996) and further in view of the
following remark.**

Sugii in view of Fitzgerald teaches the claimed invention as applied to claims 32 and 54. Sugii does not teach providing a spacer layer disposed above the first strained layer; and providing a second strained layer disposed above the spacer layer.

O'Neill-1996 teach a spacer layer disposed above the first strained layer, wherein the first strained layer comprises Ge and the spacer layer consists essentially of Si [0 'Neill-1996 describes the p-channel device in Fig. 1(b) where "[t]he channel for the HPMOSFET is a 10-nm thick $\text{Si}_{0.7}\text{Ge}_{0.3}$ layer and the cap layer is Si." (O "Neill 1996 p.912). Hence, the Si cap layer p-channel device operates as a "spacer layer" as used in the current claim. Accordingly, O'Neill-1996 discloses a $\text{Si}_{0.7}\text{Ge}_{0.3}$ channel layer that comprises Ge, and a Si cap (spacer) layer consisting essentially of Si.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to form a spacer layer disposed above the first strained layer, wherein the first strained layer and the spacer layer in Sugii in view of Fitzgerald's method in order to form a such a MOSFET structure with increased mobility.

Sugii and Fitzgerald in view of O'Neill-1966 does not teach a second strained layer disposed above the first strained layer as cited in current claim.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to provide a second strained layer disposed above the first strained layer, since it has been held that mere duplication of the essential working parts of a device involves only routine skill in the art. *St. Regis Paper Co. v. Bemis Co.*, 193 USPQ 8.

Regarding claim 58, further comprising providing a gate stack disposed above the second strained layer (Sugii, fig. 1a).

Claim 59 is rejected under 35 U.S.C. 103 (a) as being unpatentable over Sugii et al. (Applied Physics Letters, Vol. 75, No. 19, pp. 2948-50, November 8, 1999/IDS) in view of Fitzgerald and further in view of O'Neill et al. (SiGe virtual substrate N-channel heterojunction MOSFETs," Semicond. Sci. Tech., vol. 14, pp. 784-89, 1999/IDS).

Sugii in view of Fitzgerald teaches the claimed invention as applied to claims 32 and 54.

Sugii does not teach providing a spacer layer disposed above the first strained layer, wherein the spacer layer comprises Ge as cited in current claim.

O'Neill-1999 discloses "[h]eterojunction MOSFETs (HMOSFETs), grown on a virtual substrate of SiGe and having a strained silicon channel. O'Neill-1999 states that "a SiGe barrier layer [is disposed] between the SiO₂ layer and the strained Si channel. As shown in Fig. 2 (reproduced below) the SiGe barrier layer is clearly between and separating the "strained-Si" channel layer and the "Si oxide," which is the lower portion of the gate stack. Therefore, O'Neill-1999 discloses a spacer layer between the channel layer and the gate stack. O'Neill-1999 states "[t]he purpose of such a barrier [i.e. spacer layer] is to reduce electron scattering and consequently mobility degradation in the channel of the HMOSFET. Since Sugii was also directed at "increasing electron mobility in strained-Si MOSFETs, it would have been obvious to one of ordinary skill in the art to

Art Unit: 2818

combine Sugii with O'Neill-1999 to form a such a MOSFET structure with reduced electron scattering and increased mobility.

Claims 60-64 are rejected under 35 U.S.C. 103 (a) as being unpatentable over Sugii et al. (Applied Physics Letters, Vol. 75, No. 19, pp. 2948-50, November 8, 1999/IDS) in view of Fitzgerald and further in view of O'Neill et al. (SiGe virtual substrate N-channel heterojunction MOSFETs," Semicond. Sci. Tech., vol. 14, pp. 784-89, 1999/IDS).

Regarding claim 60, Sugii in view of Fitzgerald teaches the claimed invention as applied to claims 32, 54.

Sugii in view of Fitzgerald does not teach providing a spacer layer disposed above the first strained layer; and providing a gate stack disposed above the spacer layer as cited in current claim.

O'Neill-1999 discloses "[h]eterojunction MOSFETs (HMOSFETs), grown on a virtual substrate of SiGe and having a strained silicon channel. O'Neill-1999 states that "a SiGe barrier layer [is disposed] between the SiO₂ layer and the strained Si channel. As shown in Fig. 2 (reproduced below) the SiGe barrier layer is clearly between and separating the "strained-Si" channel layer and the "Si oxide," which is the lower portion of the gate stack. Therefore, O'Neill-1999 discloses *a spacer layer between the channel layer and the gate stack*. O'Neill-1999 states "[t]he purpose of such a barrier [i.e. spacer layer] is to reduce electron scattering and consequently mobility degradation in the

Art Unit: 2818

channel of the HMOSFET. Since Sugii was also directed at "increasing electron mobility in strained-Si MOSFETs, it would have been obvious to one of ordinary skill in the art to combine Sugii with O'Neill-1999 to form a such a MOSFET structure with reduced electron scattering and increased mobility.

Regarding claims 61 and 63, further comprising providing supply layer dopants located in the spacer layer and further comprising providing supply layer dopants located below the strained layer {O'Neill 1999} describes device fabrication of the HMOSFET structure as comprising the following layers:

"1 μm undoped graded-composition buffer, with a linear ramp of Ge content from 0 to 35%, to provide an almost dislocation-free surface on which to grown the device structure; 1 μm relaxed B-doped SiGe (30% Ge) buffer ($\text{NA} = 1 \times 10^{18} \text{ cm}^{-3}$); 10 nm unintentionally doped Si(3e spacer; 28 nm unintentionally doped strained Si channel, in which the channel was initially intended to be formed; 5 nm unintentionally doped SiGe (30% Ge), initially intended as a barrier, and finally a 17 nm unintentionally doped Si cap layer." (O'Neill 1999p.785). The "relaxed B-doped SiGe (30% Ge) buffer ($\text{NA} = 1 \times 10^{18} \text{ cm}^{-3}$)" layer is a portion of the virtual substrate which lies below the strained-Si channel layer.}.

Regarding claims 62 and 64, Sugii and Fitzgerald in view of Oneill-1999 teaches the claimed invention as applied to claims 60, 61 and 63 except for wherein the supply layer dopants are provided by implantation as cited in current claims 62 and 64.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to utilize implantation process to form the supply layer, because it is commonly used to obtain the best resultant doped regions, since it has been held to be within the general skill of a worker in the art to select a known material on the basis of its suitability for the practical application.

Claim 70 is rejected under 35 U.S.C. 103 (a) as being unpatentable over Sugii (Applied Physics Letters, Vol. 75, No. 19, pp. 2948-50, November 8, 1999/IDS) in view of Fitzgerald and further in view of the following remark.

Sugii in view of Fitzgerald teaches the claimed invention as applied to claims 32 and 66. Sugii does not teach the step of providing metal silicide regions as cited in current claim 70.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to provide metal silicide regions in Sugii in view of Fitzgerald's method in order to enhance conductivities to surrounding regions

Set of claim 39 and 89

Claims 39 and 89 are rejected under 35 U.S.C. 103 (a) as being unpatentable over in view of Yu (6765227 B1) in view of Sugii.

Regarding claim 39, Yu et al teaches a method (especially see figs. 1-2 and refer to related texts) comprising:

providing a substrate 18;

providing an insulator layer 16 over the substrate;

providing a first strained layer 22 disposed above the substrate and the insulator layer, the first strained layer having an undiscloses average surface roughness, wherein the insulator layer 16 comprises SiO₂.

Yu does not teach the first strained layer having an average surface roughness of no more than approximately 2 nm.

Suggi shows the first strained layer having an average surface roughness of no more than approximately 2 nm (page 2949, last paragraph).

It would have been obvious to one having ordinary skill in the art at the time the invention was made to form the first strained layer having an average surface roughness of no more than approximately 2 nm in Yu's method in order to further increase mobility in strained layer (page 2950, left column).

Regarding claim 89, wherein the step of providing an insulator layer comprises wafer bonding (Yu, column 3, lines 30-35).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dung A. Le whose telephone number is (571) 272-1784. The examiner can normally be reached on Monday-Tuesday and Thursday 6:00am- 4:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Stephen Loke can be reached on (571) 272-1657. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9306 for regular communications and (703) 872-9306 for After Final communications.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

/Dung A. Le/

DUNG A. LE
Primary Examiner
Art Unit 2818